

## **PRODUCT BRIEF**

#### **E-SERIES**

# SV4E-DPTXCPTX MIPI Transmit Device Emulator



# System-Level Tester for Exercising and Validating MIPI Devices

The SV4E-DPTXCPTX is a highly integrated system-level tester that facilitates the rapid screening, calibration, and optimization of MIPI® Alliance enabled devices. Such devices include high-resolution display panels or display driver ICs, advanced image signal processors, and microcontrollers used in mobile or IoT applications. The SV4E-DPTXCPTX features a unique dual-mode D-PHY<sup>SM</sup>/C-PHY<sup>SM</sup> analog front-end. It also integrates reconfigurable protocol stacks for the DSI<sup>SM</sup>, DSI-2<sup>SM</sup>, and CSI-2<sup>SM</sup> standards.

#### **KEY FEATURES:**

- **Dual-mode PHY**: software configurable to act as a D-PHY or a C-PHY transmitter
- **High bandwidth:** up to 2.5 Gbps D-PHY signaling and 2.5 Gsps C-PHY signaling per lane; up to 4 lanes per port
- Native protocol implementation: true CSI-2, DSI, and DSI-2 controller instantiations include escape-mode capability and bus turnaround (BTA)
- Easy to use: Pinetree Software enables interactive operation or full automation

#### **KEY BENEFITS:**

- Future proof: protect your investment by adopting a single tool for multiple product applications and across a large span of data rates
- Self-contained: an all-in-one system enables true protocol handshake and helps create a system-oriented testing methodology
- Automated: scripting capability is ideal for debug tasks, firmware verification, and full-fledged production screening of devices and system modules



# Typical Application: DDIC Protocol and Packet Exercising

### **PRODUCT BRIEF**



SV4E-DPTXCPTX MIPI Transmit Device Emulator

#### **PROTOCOL AND TRANSMISSION PARAMETERS**

FEATURE	DESCRIPTION	BENEFIT		
Application / Protocol Support	D-PHY version 1.1, 1.2, 2.0 (including BTA) C-PHY version 1.0, 1.2 (including BTA) CSI-2 version 1.3, 2.0, 2.1 DSI version 1.3, 1.3.1 DSI-2 version 1.0, 1.1 DSC version 1.1, 1.2	Allows for flexible stimulus generation and varied application contexts including ADAS sensors, small format displays, and large format displays		
Transmission Payload Support	PRBS packet loop patterns HS-only and LP-only patterns Arbitrary video patterns at any frame rate Color bar patterns at any frame rate	Provides a wide spectrum of stimulus conditions for the purposes of debug or color calibration during production		

#### **KEY PERFORMANCE PARAMETERS**

PARAMETER	VALUE	DESCRIPTION
Lane Count	4 lanes of D-PHY; 4 lanes of C-PHY	Allows for deployment into multiple generations of products or multiple product families
Data Rates	80 Mbps to 2.5 Gbps in D-PHY mode; 80 Msps to 2.5 Gsps in C-PHY mode	Allows for supporting high-performance applications
GPIO	DUT reset control pin Tearing effect trigger pin 14 user programmable IO pins	Provides full control over devices under test
Auxiliary Power	Up to 6 DC outputs with CMU capability	Enables complete module test and DC measurement capability

Pinetree offers the richest usage and deployment experience for the SV4E-DPTXCPTX

Components 🔅	mipiGenerator1 <		<	Components 🔅	dsiVideoImagePattern1		
silmagePattern1	lanes	[1, 2, 3, 4]		asiVideoImagePattern	timeUnits	nanosecond	$\sim$
3 mipiClockConfig1	clockConfig	mipiClockConfig1	$\sim$	() mipiClockConfig1	imageFiles	[IntrospectLogo.png]	~
mipiGenerator1	splitDataAcrossLanes	True	$\checkmark$	impiGenerator1	imageFormat	DSI_RGB888	~
<i>ç</i> <sup>™</sup> mipiProtocol ;†‡ params1	pattern	csilmagePattern1	$\checkmark$	A mipiProtocol	gaussianBlurRadius	0	
	params	params1	$\checkmark$	+++ params1	videoModeTimingFormat	nonBurstWithSyncEvents	~
	resetPatternMemory	True	$\checkmark$		lineTimeMode	frameRate	~
	hsVoltageAmplitudesABC	[(287.0, 287.0, 287.0)]			frameRate	30.0	
					verticalSyncActive	5	
					verticalBackPorch	5	
					verticalFrontPorch	5	
					horizBackPorch	1500.0	
	lanes � list of lane numbers (e.g. [1, 2])				timeUnits $\boldsymbol{\vartheta}$ Select the time units to use for this component. Pixel time represent the transmission period of a single pixel.		

Single component representing the tester's top level

DSI/DSI-2 frame generation with arbitrary pixel formats and display stream compression